TY_HOME14
China 365PCB Technology Co., Ltd.

RF Circuit Design

  • Engineering RF & Microwave Circuits From Architecture to Measured Hardware

LNA. PA. Mixer. PLL/VCO. Filters. Matching Networks. RF Switches. Baluns. S-Parameters. Noise Figure. Linearity. Phase Noise. Transmission Lines. EM Simulation. RF PCB. Measurement.

RF circuits operate in a world where the physical implementation is part of the electrical circuit.

A trace has inductance.

A pad has capacitance.

A via has a return path.

A package has parasitics.

A connector has frequency-dependent behavior.

A ground structure can change impedance.

A power supply can modulate phase.

And a few millimeters of PCB routing can become a meaningful fraction of a wavelength.

At this level, the schematic alone is not enough.

365PCB RF Circuit Design approaches:

Device + Matching + Bias + Package + Transmission Line + Ground + PCB + Connector + Enclosure

as one electromagnetic system.

At RF Frequencies, Geometry Becomes Circuitry.

RF System Architecture

  • Start With the RF Requirement — Not the RF IC

Before choosing an RF transceiver, PA, LNA or mixer, engineering should define:

  • Frequency Range

  • Bandwidth

  • Gain

  • Noise Figure

  • Output Power

  • Dynamic Range

  • Linearity

  • Phase Noise

  • Isolation

  • Impedance

  • Spurious Requirements

  • Power Consumption

  • Thermal Constraints

  • Interface Requirements

A receive architecture may look like:

  • RF Input

  • Protection

  • Preselection Filter

  • LNA

  • RF Filter

  • Mixer

  • IF / Baseband

  • ADC

A transmit architecture may be:

  • DAC / Baseband

  • Upconversion

  • Driver Amplifier

  • Power Amplifier

  • Harmonic Filter

  • RF Output

Define the Signal Chain Before Optimizing the Components.

RF Frequency Planning

One of the earliest RF architectural tasks is frequency planning.

A system may contain:

  • RF Carrier

  • Local Oscillator

  • Intermediate Frequency

  • Reference Clock

  • Digital Clocks

  • Switching-Power Frequencies

Each can generate harmonics and mixing products.

The objective is to avoid architectures where unwanted frequencies fall directly into sensitive bands.

For a mixer:

but real nonlinear devices also create unwanted combinations.

Engineering therefore considers:

  • Fundamental Frequencies

  • Harmonics

  • Intermodulation Products

  • Reference Spurs

Frequency Planning Is Interference Prevention Before the PCB Exists.

RF Link-Budget Inputs

Although the complete link budget belongs primarily on the next RF & Wireless System Design page, RF circuit design must understand what each circuit block is expected to contribute.

A receive chain may allocate:

  • Antenna / Input Loss

  • Filter Loss

  • LNA Gain & NF

  • Mixer Loss / Gain

  • IF Gain

A transmit chain may allocate:

  • Baseband Level

  • Mixer

  • Driver Gain

  • PA Gain

  • Filter Loss

  • Output Power

Every RF Block Consumes or Creates System Margin.

Gain Budget

Too little gain can leave a signal below the useful processing level.

Too much gain can cause:

  • Saturation

  • Compression

distortion

reduced dynamic range

Therefore gain should be distributed intentionally.

For example:

  • LNA Gain

  • Mixer Gain

  • IF Gain

=

  • Total Receiver Gain

But the ideal distribution depends on:

Noise + Linearity + Power + Dynamic Range.

Gain Is a Budget — Not a Competition to Maximize dB.

Noise-Figure Engineering

Noise Figure is one of the most important receiver specifications.

It describes how much a component or network degrades the input signal-to-noise ratio. Lower NF means less additional noise is introduced into the receive chain.

A receive path might be:

  • Filter

  • LNA

  • Mixer

  • IF

Loss before the LNA can be especially expensive because it directly degrades the effective receiver noise performance.

Protect the Signal Before You Amplify It.

Cascaded Noise Figure

The contribution of later receiver stages is reduced when sufficient low-noise gain is available ahead of them.

This creates a major architecture principle:

The First Few dB Matter Enormously.

A seemingly harmless 2 dB loss before the LNA can have much greater system impact than 2 dB of loss after substantial low-noise gain.

This is why:

  • PCB Loss

  • Filter Loss

  • RF Switch Loss

  • Connector Loss

before the LNA all matter.

LNA Design

A Low-Noise Amplifier must balance several competing objectives:

  • Noise Figure

  • Gain

  • Linearity

  • Input Match

  • Output Match

  • Stability

  • Current Consumption

An LNA optimized only for maximum gain may not provide the best noise performance.

An LNA optimized only for minimum NF may have poor stability or linearity.

A Good LNA Is a Multi-Objective Optimization Problem.

Noise Matching vs Power Matching

One of the important concepts in RF amplifier design is that the impedance producing:

  • Minimum Noise Figure

may not be exactly the same impedance producing:

Maximum Power Transfer.

Therefore LNA input matching may involve a deliberate trade-off between:

  • Noise

and

Gain / Return Loss.

This is why blindly matching every active RF input to exactly 50Ω at the device pin can sometimes miss the real optimum.

RF Amplifier Stability

An amplifier that provides excellent gain but oscillates is not useful.

Stability depends on:

  • Device

  • Bias

  • Frequency

  • Source impedance

  • Load impedance

  • PCB parasitics

feedback paths

A circuit may be stable at the intended operating frequency but unstable somewhere else.

RF Stability Must Be Evaluated Over a Wider Frequency Range Than the Useful Band.

Potential stabilization techniques can include controlled:

  • Resistive Loading

  • Feedback

  • Frequency-Selective Networks

  • Bias Decoupling

depending on the device.

Unconditional vs Conditional Stability

A conditionally stable amplifier may operate correctly only for a certain range of source and load impedances.

An unconditionally stable design remains stable for all passive source/load terminations over the evaluated frequency range.

Engineering may use:

  • S-Parameters

and stability metrics to assess this.

Stability Is About What the Circuit Could See — Not Only What It Sees Nominally.

Power Amplifier Design

PA design involves a different optimization space.

Important parameters may include:

  • Output Power

  • Gain

  • Efficiency

  • Linearity

  • Thermal Performance

  • Harmonics

  • Stability

The correct PA architecture depends strongly on:

Waveform + Bandwidth + Linearity Requirement + Duty Cycle + Power Budget.

Maximum RF Power Is Not the Same as Maximum Useful RF Power.

PA Compression

As amplifier input power increases, eventually the output no longer increases linearly.

One common measurement is:

P1dB — 1 dB Compression Point.

This indicates where gain has compressed by approximately 1 dB relative to its small-signal extrapolation.

A PA or driver operated too close to compression may introduce unacceptable distortion depending on waveform requirements.

Linear Systems Need Output Back-Off.

Saturated vs Linear PA Operation

Some constant-envelope or specialized waveforms may tolerate operation closer to saturation.

Complex amplitude/phase modulated waveforms typically require greater linearity.

Therefore PA selection and operating point should follow:

Actual Modulation Requirements.

not merely datasheet peak power.

Efficiency Engineering

PA efficiency is critical because RF output power not delivered to the load becomes largely:

Heat.

At significant output power, even a modest efficiency improvement can materially reduce:

junction temperature

heatsink requirements

battery consumption

enclosure temperature

Therefore:

PA Design Is RF + Power Electronics + Thermal Engineering.

Power-Added Efficiency

One useful PA metric is:

PAE — Power-Added Efficiency.

Conceptually, it considers RF power added by the amplifier relative to DC input power.

For system design, however, the real objective is not simply the highest datasheet PAE.

The product must also meet:

Linearity + Bandwidth + Thermal + Reliability.

PA Linearity

Power amplifiers are nonlinear devices.

Nonlinearity can generate:

harmonic distortion

intermodulation

spectral regrowth

  • EVM degradation

The acceptable level depends on the communication or RF waveform.

RF Power Must Be Clean Power.

Third-Order Intermodulation

Two nearby tones passing through a nonlinear device can generate third-order products such as:

2f1 − f2

and

2f2 − f1.

These can fall close to desired signals and therefore be difficult to filter.

A common linearity metric is:

IP3 — Third-Order Intercept Point.

Higher IP3 generally indicates greater linearity.

Receiver Linearity

Receiver design is not only about weak signals.

A receiver may need to detect a weak desired signal while a much stronger undesired signal exists nearby.

Therefore receiver front ends require:

  • Low Noise

and

  • High Linearity

simultaneously.

These requirements often conflict.

Receiver Design Is the Art of Hearing a Whisper Beside a Shout.

Dynamic Range

RF dynamic range describes the range between:

  • Weakest Useful Signal

and

Strongest Signal the System Can Handle Without Excessive Distortion.

The architecture must balance:

  • Noise Floor

against

Compression / Intermodulation.

Sensitivity and Linearity Define the Operating Window.

Mixer Architecture

Mixers translate signals between frequency regions.

A basic relationship is:

    Mixers can support:

    • Downconversion

    or

    Upconversion.

    Architectures may use:

    • Passive mixers

    • Active mixers

    • I/Q mixers

    image-reject structures

    Key parameters include:

    • Conversion Gain / Loss

    • Noise Figure

    • Linearity

    • LO Drive

    • Isolation

    • Spurious Performance

    Mixer Isolation

    A mixer has several ports:

    • RF

    • LO

    IF.

    Ideally, energy appears only where desired.

    In reality, leakage can occur:

      Poor isolation can create:

      unwanted emissions

      • DC offsets

      interference

      self-mixing

      Mixer Design Includes Managing What Should Not Mix.

      Image Frequency

      In certain heterodyne receiver architectures, more than one RF frequency can produce the same IF.

      This creates the:

      Image Frequency.

      Architecture can manage this using:

      • RF filtering

      high-side/low-side LO selection

      image-reject mixers

      appropriate IF planning

      Frequency Translation Creates New Frequencies That Must Be Managed.

      Direct-Conversion Architecture

      A direct-conversion receiver translates RF directly toward baseband.

      Potential advantages include:

      fewer filters

      reduced IF complexity

      high integration

      But challenges can include:

      • DC offset

      • LO leakage

      • I/Q imbalance

      flicker noise

      Removing the IF Does Not Remove RF Complexity.

      It changes where the complexity appears.

      Low-IF Architecture

      Low-IF receivers provide another trade-off between:

      • Zero-IF

      and

      Traditional Superheterodyne.

      They can reduce some DC and flicker-noise concerns while still requiring image handling and complex signal processing.

      Architecture choice depends on product requirements.

      I/Q Architecture

      Complex modulation and modern radios frequently use:

      • I — In-Phase

      and

      • Q — Quadrature

      signals.

      Ideal I/Q signals have:

      • Equal amplitude

      and

      90° phase separation.

      Mismatch creates:

      image leakage

      • EVM degradation

      reduced modulation quality

      RF Accuracy Includes Amplitude Accuracy and Phase Accuracy.

      I/Q Imbalance

      Real circuits exhibit:

      • Gain mismatch

      and

      phase mismatch.

      Correction may occur through:

      • Analog Design

      Digital Calibration.

      Again, modern RF design often becomes:

      Analog + RF + DSP Co-Design.

      RF PLL Architecture

      PLLs are foundational RF circuits used for:

      • LO generation

      frequency synthesis

      clock generation

      frequency translation

      A classical architecture contains:

      • Reference

      • PFD / Charge Pump

      • Loop Filter

      • VCO

      • Divider

      • Feedback

      PLL design requires balancing:

      • Phase Noise

      • Frequency Resolution

      • Lock Time

      • Spurious Performance

      • Power

      Analog Devices notes these as central PLL design trade-offs, including the influence of PFD frequency, divider ratio, loop bandwidth and VCO characteristics.

      Integer-N vs Fractional-N PLL

      • Integer-N

      Can provide clean synthesis where frequency planning permits, but fine channel spacing may require lower PFD frequency and larger divide ratios.

      • Fractional-N

      Allows finer frequency resolution while maintaining higher PFD frequencies and potentially reducing certain in-band noise contributions.

      But fractional architectures may introduce additional fractional spurs and quantization-related behavior.

      Frequency Resolution Has a Spectral Cost.

      Phase Noise

      An ideal oscillator would contain energy at one exact frequency.

      A real oscillator contains noise distributed around the carrier.

      This is:

      Phase Noise.

      It is usually expressed relative to the carrier in:

      dBc/Hz

      at specified frequency offsets.

      PLL/VCO phase noise can affect:

      receiver selectivity

      modulation EVM

      radar-like ranging precision in relevant benign sensing applications

      • ADC/DAC clock performance

      reciprocal mixing

      Analog Devices identifies phase noise and spurious content as key PLL performance parameters.

      Integrated Phase Noise

      A phase-noise plot describes noise as a function of frequency offset.

      But systems may care about noise integrated across an offset range.

      This can relate to:

      • RMS phase error

      or, in clocking applications:

      RMS jitter.

      Phase Noise Is a Spectrum.

      Jitter Is One Way of Integrating Its Timing Consequence.

      Reference Oscillator Quality

      A PLL cannot completely escape the quality of its reference.

      Reference sources can include:

      • Crystal

      • XO

      • TCXO

      • OCXO

      depending on:

      frequency accuracy

      phase noise

      temperature stability

      cost

      power

      The reference contributes to the PLL output through the synthesis architecture.

      A Clean Synthesizer Begins With a Clean Reference.

      VCO Engineering

      VCO selection involves trade-offs between:

      • Frequency Coverage

      • Phase Noise

      • Tuning Sensitivity

      • Power

      • Output Level

      • Temperature Stability

      Higher-Q oscillator structures can improve phase noise but generally reduce tuning range.

      Analog Devices describes this direct trade-off between VCO phase noise, tuning range and power.

      Wide Tuning Range and Ultra-Low Phase Noise Rarely Come for Free.

      PLL Loop Filter

      The PLL loop filter affects:

      loop stability

      phase noise

      spur suppression

      settling time

      A narrower loop may better suppress certain PLL-generated contributions while allowing more VCO noise outside the loop.

      A wider loop can improve settling but may pass more reference/PFD-related noise.

      PLL Loop Bandwidth Is a Noise-Shaping Decision.

      PLL Power-Supply Noise

      PLL and VCO performance can be sensitive to supply noise.

      Power noise can modulate:

      • VCO frequency

      • PLL phase

      output spectrum

      As PLL noise performance improves, supply noise can become an increasingly important limiting factor.

      RF Power Integrity Can Become Phase Integrity.

      RF Spur Engineering

      Unwanted discrete tones are:

      Spurs.

      Potential sources include:

      reference

      • PLL

      fractional synthesis

      • DC/DC converters

      digital clocks

      mixer products

      A spectral spur can be much more harmful than the same total amount of broadband noise if it lands at a critical frequency.

      Spectrum Cleanliness Requires Frequency Planning Across the Whole Product.

      Harmonics

      Nonlinear RF devices generate energy at integer multiples of a fundamental frequency.

      For a carrier at:

      f0

      harmonics can occur at:

      2f0, 3f0, 4f0...

      Harmonic filtering may therefore be needed at PA outputs, synthesizers or other stages.

      Every Nonlinear RF Stage Creates Frequencies You Did Not Explicitly Ask For.

      RF Filtering

      RF filters are used for:

      band selection

      harmonic suppression

      image rejection

      interference rejection

      duplexing

      Technologies can include:

      • LC

      • SAW

      • BAW

      • Ceramic

      • Cavity

      • Distributed Transmission-Line Filters

      depending on frequency and requirements.

      The filter selection is driven by:

      Frequency + Bandwidth + Rejection + Loss + Power + Size.

      Filter Insertion Loss

      A receiver filter reduces unwanted signals.

      But it also attenuates the wanted signal.

      If positioned before the LNA:

      Filter Loss Directly Affects Receiver Noise Performance.

      Therefore filter rejection and insertion loss must be optimized together.

      Filter Group Delay

      Filters affect not only amplitude.

      They can also alter:

      Phase vs Frequency.

      The derivative of phase with frequency relates to:

      Group Delay.

      Large group-delay variation across a modulated signal bandwidth can distort waveforms.

      A Flat Amplitude Response Does Not Guarantee a Clean Modulated Signal.

      Matching Network Design

      RF components frequently need impedance transformation.

      Matching networks may use:

      • L Networks

      • Pi Networks

      • T Networks

      • Transmission-Line Sections

      • Stubs

      The objective may be:

      maximum power

      minimum noise

      optimum linearity

      harmonic termination

      Matching Is About Presenting the Device With the Impedance It Needs.

      Not merely making the VNA display S11 = −20 dB.

      Smith Chart Engineering

      The Smith Chart is a powerful graphical tool for understanding complex impedance and reflection.

      It allows engineers to visualize movement between:

      • Resistance

      and

      • Reactance

      as components or transmission-line lengths are added.

      Matching therefore becomes a geometric path through impedance space.

      RF Impedance Has Magnitude and Phase.

      A single resistance number cannot describe it.

      Reflection Coefficient

      If a load does not match the transmission-line impedance, part of the incident wave is reflected.

      Reflection coefficient describes the ratio between:

      • Reflected

      and

      • Incident

      wave amplitude.

      This connects directly to:

      • S11

      and:

      Return Loss.

      RF Energy Must Be Delivered — Not Sent Back Toward the Source.

      VSWR

      Voltage Standing Wave Ratio is another representation of mismatch.

      Lower VSWR generally corresponds to better matching.

      But a good VSWR alone does not guarantee:

      good gain

      low noise

      good linearity

      proper power delivery elsewhere in the system

      One RF Metric Never Defines the Whole Circuit.

      S-Parameter Engineering

      At RF and microwave frequencies, circuits are often characterized using:

      S-Parameters.

      For a two-port network:

      • S11 — input reflection

      • S21 — forward transmission

      • S12 — reverse transmission

      • S22 — output reflection

      These allow engineers to describe devices and passive networks without requiring conventional voltage/current measurements at inaccessible internal nodes.

      RF Engineering Often Thinks in Waves Rather Than Nodes.

      Multiport S-Parameters

      More complex structures such as:

      baluns

      couplers

      differential networks

      connectors

      may require multiport S-parameter models.

      These can capture:

      • Reflection

      • Transmission

      • Isolation

      • Coupling

      The same models can then be incorporated into larger system simulations.

      Mixed-Mode S-Parameters

      Differential RF structures can support:

      • Differential Mode

      and

      Common Mode.

      Mixed-mode S-parameters help describe:

      differential insertion

      differential return

      common-mode conversion

      This is particularly valuable for:

      • Differential amplifiers

      baluns

      high-speed differential RF paths.

      Differential Geometry Can Convert Energy Into Common Mode if Symmetry Is Lost.

      Balun Design

      A balun converts between:

      • Balanced

      and

      • Unbalanced

      signal structures.

      Applications include:

      differential RF ICs

      antennas

      mixers

      • ADC/DAC interfaces

      Important characteristics include:

      • Insertion Loss

      • Amplitude Balance

      • Phase Balance

      • Return Loss

      • Bandwidth

      • A balun is not merely a “2-to-1 RF adapter.”

      A Balun Controls Symmetry.

      RF Transformer Design

      RF transformers can provide:

      impedance transformation

      • DC isolation

      balanced conversion

      Their useful behavior depends on:

      frequency

      coupling

      parasitic capacitance

      leakage inductance

      At higher frequencies, distributed effects increasingly matter.

      RF Switch Design

      RF switches route RF energy between paths.

      Important parameters include:

      • Insertion Loss

      • Isolation

      • Power Handling

      • Linearity

      • Switching Time

      • Control Voltage

      The switch may sit before an LNA or after a PA, where its electrical requirements differ significantly.

      An RF Switch Is Part of Both the Signal Path and the Link Budget.

      Duplexer / Diplexer Integration

      Some RF architectures share antennas or transmission paths across multiple bands or transmit/receive functions.

      Frequency-selective networks can isolate these paths.

      Critical parameters may include:

      insertion loss

      isolation

      rejection

      power handling

      Sharing One RF Port Creates an Isolation Problem.

      Attenuator Design

      Attenuators can control RF level.

      Architectures include:

      • Fixed Attenuators

      • Step Attenuators

      • Voltage-Controlled Attenuators

      These may improve:

      gain control

      dynamic range

      impedance environment

      but add:

      loss and noise penalties in receive paths.

      Automatic Gain Control Inputs

      Complete AGC algorithms belong primarily at system level, but RF circuitry may provide:

      • Variable Gain Amplifiers

      • Digital Step Attenuators

      • Detector Outputs

      so the digital controller can maintain useful signal levels.

      Dynamic Range Can Be Managed Across Analog and Digital Domains.

      RF Couplers

      Directional couplers sample a fraction of forward or reflected RF energy.

      Applications include:

      power monitoring

      calibration

      feedback

      • VSWR sensing

      A coupler should provide appropriate:

      • Coupling

      • Directivity

      • Insertion Loss

      • Bandwidth

      Measuring RF Power Without Disturbing the Main Path Is an RF Design Problem.

      RF Detectors

      RF power detectors can provide:

      log response

      • RMS response

      envelope response

      depending on architecture.

      They may support:

      transmit power monitoring

      closed-loop control

      calibration

      Detector accuracy can depend on:

      • Frequency

      • Temperature

      Waveform.

      RF Bias Network Engineering

      Active RF devices require DC bias.

      But the bias network must avoid disturbing RF behavior.

      A bias network may include:

      • RF Choke

      • Decoupling

      • Bias Resistors

      • Feedthrough Structures

      The objective is:

      Deliver DC Without Giving RF an Unwanted Escape Path.

      Bias Tee Architecture

      A bias tee combines:

      • DC

      and

      • RF

      onto one transmission path.

      Conceptually:

      • Capacitor blocks DC from RF port

      while:

      Inductor / choke blocks RF from DC port.

      Real components have parasitic behavior, so broadband implementations require careful design.

      RF Power Integrity

      RF circuitry may be exceptionally sensitive to supply noise.

      Particularly sensitive devices can include:

      • VCO

      • PLL

      • LNA

      • PA bias

      • ADC/DAC clocks

      RF power architecture may therefore use:

      • DC/DC

      • Filtering

      • Low-Noise LDO

      • Sensitive RF Device

      Power Rails Can Modulate the Spectrum.

      RF Decoupling

      Decoupling must operate over the frequencies that matter.

      A capacitor has:

      • C

      • ESR

      • ESL

      and self-resonance.

      Therefore one generic capacitor value may not provide low impedance across the required RF range.

      RF Decoupling Is Frequency-Domain Power Engineering.

      Transmission-Line Engineering

      At RF frequencies, PCB traces become:

      Transmission Lines.

      Common structures include:

      • Microstrip

      • Stripline

      • Coplanar Waveguide

      • Grounded Coplanar Waveguide / CPWG

      The appropriate structure depends on:

      frequency

      impedance

      shielding

      fabrication

      layer stack-up

      component access

      Microstrip

      Microstrip routes a signal conductor on an outer layer above a reference plane.

      Advantages can include:

      straightforward component connection

      relatively simple modeling

      But fields extend partly into air and partly into dielectric.

      This affects:

      • Effective dielectric constant

      and

      radiation behavior.

      Stripline

      Stripline places the signal conductor between reference planes.

      Potential benefits include:

      stronger field confinement

      reduced radiation

      consistent dielectric environment

      But:

      via transitions are required for outer-layer components

      routing can introduce additional insertion loss

      Layer Choice Is an RF Architecture Decision.

      Grounded Coplanar Waveguide

      CPWG places grounded copper beside the signal trace as well as a reference plane below.

      Potential advantages include:

      field confinement

      convenient ground access

      • RF component integration

      shielding

      But the geometry must be properly modeled.

      Adding Ground Beside the Trace Changes the Impedance.

      Transmission-Line Width Is Not Universal

      A “50Ω trace” does not have one fixed width.

      Its geometry depends on:

      • Dielectric Thickness

      • Dk

      • Copper Thickness

      • Solder Mask

      • Trace Structure

      • Ground Gap

      Therefore copying a 50Ω trace width from another PCB is unsafe.

      Impedance Belongs to the Stack-Up.

      Electrical Length

      A PCB trace introduces phase delay.

      At low frequencies a few millimeters may appear electrically negligible.

      At sufficiently high frequency, the same trace can represent a meaningful fraction of a wavelength.

      This influences:

      matching

      stub design

      filters

      couplers

      resonators

      A PCB Trace Can Be a Component.

      Quarter-Wave Structures

      Transmission lines around one quarter wavelength can transform impedances and create useful RF structures.

      This principle appears in:

      impedance transformers

      bias structures

      filters

      resonators

      But wavelength on PCB is shorter than wavelength in free space because of the dielectric environment.

      RF Geometry Must Use Guided Wavelength — Not Free-Space Intuition Alone.

      Stub Matching

      Open or shorted transmission-line stubs can provide reactive impedance.

      At microwave frequencies they may replace or supplement discrete inductors and capacitors.

      Advantages include avoiding some discrete-component parasitics.

      But they consume PCB area and depend strongly on:

      material

      fabrication tolerance

      frequency

      Distributed RF Filters

      At higher microwave frequencies, filters may be built from PCB transmission-line structures.

      Examples include resonator and coupled-line concepts.

      At this point:

      The PCB Pattern Is the RF Component.

      Manufacturing geometry directly determines filter frequency response.

      RF PCB Material Selection

      PCB laminate becomes increasingly important as frequency rises.

      Relevant characteristics include:

      • Dk

      • Df

      • Dk Stability

      • Thickness Control

      • Copper Roughness

      • Moisture Behavior

      • Thermal Properties

      The lowest-loss material is not automatically the best choice.

      Engineering must balance:

      Electrical Performance + Manufacturability + Reliability + Cost.

      Dk Accuracy

      Circuit electrical length and impedance depend on effective dielectric behavior.

      Therefore RF designs should understand:

      datasheet Dk

      test method

      frequency

      resin/glass structure

      actual PCB stack-up

      Dk Is Not Just One Universal Number Printed on a Datasheet.

      Dissipation Factor

      Df contributes to dielectric loss.

      As frequency and path length rise, this can meaningfully affect insertion loss.

      Low-loss materials can therefore increase RF channel margin.

      But material decisions should be based on real requirements.

      Copper Roughness

      At microwave frequencies, skin effect concentrates current near conductor surfaces.

      Copper surface roughness can increase effective loss.

      Therefore copper foil profile can become part of RF material selection.

      At RF Frequencies, Microscopic Surface Geometry Can Become Macroscopic Loss.

      RF PCB Surface Finish

      Surface finishes affect:

      solderability

      contact

      local conductor structure

      For certain high-frequency circuits, the electrical behavior of the finished conductor system should be considered alongside fabrication requirements.

      The correct surface finish depends on both:

      • RF

      and

      assembly / reliability requirements.

      RF Via Engineering

      Vias introduce:

      inductance

      capacitance

      discontinuity

      At microwave frequencies, signal-via geometry and surrounding ground structure can materially affect the channel.

      Variables include:

      • Drill

      • Pad

      • Antipad

      • Barrel Length

      • Ground Via Location

      An RF Via Is a Three-Dimensional Electromagnetic Structure.

      Ground Via Fences

      Ground-via fences can help:

      confine fields

      control return current

      reduce coupling

      separate RF regions

      Spacing should be selected according to:

      frequency and field behavior

      rather than visually placing vias at arbitrary intervals.

      Via Fences Are Electromagnetic Structures — Not Decoration.

      RF Layer Transitions

      When an RF signal changes PCB layers, its reference environment changes too.

      Ground transitions should provide suitable return-current continuity.

      Otherwise the transition can create:

      reflection

      radiation

      common-mode energy

      Every RF Signal Via Needs a Return-Path Strategy.

      RF Launch Design

      Transitions between:

      • Connector

      and

      • PCB Transmission Line

      can become major discontinuities.

      A connector launch may require optimization of:

      pad

      antipad

      ground vias

      trace width

      reference plane

      The Connector Specification Does Not Guarantee the Launch Specification.

      The PCB implementation must still be engineered.

      RF Connector Selection

      RF connectors vary in:

      frequency capability

      power

      size

      repeatability

      mechanical durability

      The product should consider:

      • Connector

      • Launch

      • Cable

      as one RF transition system.

      RF Package Parasitics

      Inside an RF package there may be:

      bond wires

      lead frames

      bumps

      redistribution structures

      These introduce:

      L + C + R.

      At sufficiently high frequencies, the package can dominate part of the matching network.

      The Device Pin on the Schematic Is Not the Transistor Terminal in the Silicon.

      Package Models

      Where available, engineering can use vendor models such as:

      • S-Parameters

      or other package-aware representations.

      This allows PCB matching networks to be optimized with a more realistic RF load.

      Match the Real Device — Not an Ideal Symbol.

      Component Parasitics

      RF capacitors and inductors are not ideal.

      A capacitor eventually reaches:

      Self-Resonance.

      Above that point, its inductive behavior may dominate.

      Likewise inductors have:

      winding capacitance

      resistance

      finite Q

      At RF, Every Passive Component Has a Frequency Where Its Identity Begins to Change.

      Component Q

      Quality factor describes the relationship between stored and dissipated energy.

      Higher-Q inductors and capacitors can reduce loss in:

      matching

      filtering

      resonators

      But higher Q may also mean narrower bandwidth.

      Low Loss and Wide Bandwidth Often Pull in Opposite Directions.

      RF Component Placement

      At RF, placement length becomes electrical length.

      Therefore:

      • Matching components

      should often be positioned tightly relative to the device and controlled reference geometry.

      A few unnecessary millimeters can introduce meaningful phase and impedance changes.

      RF Placement Is Part of Circuit Synthesis.

      RF Grounding

      RF ground is not simply any copper connected to a GND net.

      A useful RF reference requires:

      low impedance

      continuity

      appropriate via connections

      controlled return paths

      Long thin ground traces can introduce significant inductance.

      Ground Must Be Electrically Close — Not Just Logically Connected.

      RF Shielding

      Shield cans and grounded structures can reduce coupling between:

      • RF

      • Digital

      • Power

      or between RF stages.

      But shielding works only when:

      ground connection is appropriate

      seams are controlled

      coupling paths are understood

      A Metal Box Is Useful Only When the Current Path Into the Box Is Engineered.

      RF Partitioning

      A complex RF PCB may contain:

      • LNA

      • PA

      • PLL

      • Mixer

      • Digital Processor

      • DC/DC

      Sensitive receive sections should be protected from:

      • PA output

      • VCO coupling

      high-speed digital clocks

      switching power

      RF Placement Is an Isolation Architecture.

      TX-to-RX Isolation

      Products containing simultaneous or rapidly switched transmit and receive chains may face a large difference between:

      • Transmit Power

      and

      Received Signal Level.

      Therefore even small leakage can overwhelm the receiver.

      Isolation may depend on:

      filters

      switches

      duplexers

      layout

      shielding

      antenna architecture

      Isolation Can Be as Important as Gain.

      PLL-to-RF Coupling

      A VCO or synthesizer can leak into:

      receiver input

      mixer

      antenna path

      baseband

      This may create spurs or self-interference.

      Control may require:

      placement

      shielding

      power isolation

      routing

      The LO Should Be Strong Where It Is Needed and Quiet Everywhere Else.

      Digital-to-RF Coupling

      High-speed digital systems can produce broad spectral energy.

      Potential aggressors include:

      • DDR

      • USB

      • Ethernet

      • MCU/FPGA clocks

      display interfaces

      If a harmonic falls into an RF receive band, receiver sensitivity may degrade.

      Digital Clocks Can Become RF Interferers.

      DC/DC-to-RF Coupling

      Switching-power harmonics can appear in:

      receiver spectrum

      • PLL output

      • PA bias

      Frequency planning and physical layout can reduce this risk.

      Sometimes moving the converter switching frequency can move the interference.

      Power Conversion Has a Spectrum.

      Electromagnetic Simulation

      As geometry becomes more complicated, RF development may require:

      EM Simulation.

      This can help analyze:

      transmission lines

      vias

      connectors

      launches

      filters

      couplers

      antennas interfaces

      package transitions

      The output may include:

      • Fields

      • S-Parameters

      • Current Density

      • Impedance

      When the PCB Is Part of the Circuit, the PCB Should Be Simulated as a Circuit Element.

      Circuit + EM Co-Simulation

      An especially powerful workflow combines:

      • Circuit Models

      with

      EM-Extracted PCB Models.

      For example:

      • Transistor / RF IC

      • Discrete Matching Components

      • EM Model of PCB Launch / Via / Trace

      This gives a more realistic representation than either model alone.

      RF Simulation Should Follow the Physical Boundary of the Real Product.

      Harmonic-Balance Analysis

      Nonlinear RF systems such as:

      • PA

      mixers

      oscillators

      may require nonlinear frequency-domain simulation.

      Harmonic-balance methods can evaluate:

      harmonics

      compression

      mixing

      intermodulation

      Small-Signal S-Parameters Cannot Describe Large-Signal Nonlinearity.

      Load-Pull Engineering

      For demanding PA design, optimum load impedance may be determined by examining device performance across many load conditions.

      Load-pull techniques can help evaluate trade-offs involving:

      • Power

      • Efficiency

      • Linearity

      The optimum impedance is rarely simply 50Ω at the transistor plane.

      50Ω Is the System Interface.

      It Is Not Necessarily the Device's Ideal Load.

      Source-Pull Engineering

      Similarly, LNA or active-device input behavior can be evaluated across source impedances.

      This can be particularly valuable when balancing:

      • Noise

      • Gain

      Linearity.

      RF Tolerance Analysis

      Real components vary.

      RF production variation can result from:

      capacitor tolerance

      inductor tolerance

      • PCB dielectric variation

      trace width

      component placement

      Therefore nominal simulation should be supplemented by tolerance analysis where margin is tight.

      RF Performance Must Survive Manufacturing Variation.

      RF Monte Carlo Analysis

      Statistical simulation can estimate the distribution of:

      center frequency

      gain

      matching

      filter response

      across component and PCB variation.

      This helps answer:

      Will Production Behave Like the Golden Prototype?

      Temperature Analysis

      RF devices vary with temperature.

      Possible changes include:

      gain

      output power

      • NF

      oscillator frequency

      • PA efficiency

      filter response

      The design should maintain sufficient margin across its intended temperature range.

      RF Performance at 25°C Is One Point — Not a Product Specification.

      Thermal Effects on PA Matching

      A PA heats substantially under load.

      Device characteristics can shift with junction temperature.

      Therefore RF matching, bias and thermal design interact.

      The RF Circuit at 100°C Is Not Exactly the RF Circuit at 25°C.

      RF Calibration Architecture

      Modern RF products often compensate hardware variation digitally.

      Calibration may correct:

      gain

      phase

      frequency

      • I/Q imbalance

      output power

      receiver offset

      This allows a practical architecture:

      Good RF Hardware + Intelligent Calibration.

      But calibration should not be used as an excuse for poor basic RF design.

      100 — Production RF Calibration

      For volume production, calibration needs to be:

      • Fast

      • Repeatable

      • Traceable

      Automated where appropriate.

      A possible process is:

      • Connect DUT

      • Set Frequency

      • Measure RF Performance

      • Calculate Correction

      • Store Calibration Data

      • Verify

      RF Calibration Is a Manufacturing Process.

      101 — Vector Network Analyzer Measurement

      A VNA is one of the most fundamental RF measurement tools.

      It can characterize frequency-dependent network behavior such as:

      • S11

      • S21

      • S12

      • S22

      and multiport relationships.

      Applications include:

      filters

      amplifiers

      transmission lines

      connectors

      matching networks

      RF Simulation Predicts the Network.

      VNA Measurement Reveals the Network.

      102 — VNA Calibration

      Measurement accuracy depends on removing systematic error from the test system.

      Calibration methods can move the measurement reference plane toward the DUT.

      Without appropriate calibration, cables and fixtures become part of the result.

      Measure the DUT — Not the Test Cable.

      103 — De-Embedding

      Sometimes the device cannot be measured directly at the desired electrical reference plane.

      Test fixtures or launches sit in between.

      De-embedding uses fixture characterization to mathematically remove their effect.

      This can be critical when evaluating:

      • PCB structures

      packages

      • RF devices

      The Measurement Reference Plane Is an Engineering Decision.

      104 — Spectrum Analyzer Measurement

      A spectrum analyzer reveals signal power versus frequency.

      It can identify:

      carrier

      harmonics

      spurs

      noise

      intermodulation

      modulation-related spectral behavior

      The Spectrum Shows What Frequencies the Circuit Actually Created.

      105 — Phase-Noise Measurement

      Oscillator and synthesizer validation can characterize phase noise at multiple offset frequencies.

      This helps determine whether the LO or clock supports the intended:

      modulation quality

      receiver performance

      converter timing

      Phase noise is one of the central RF synthesizer performance metrics.

      106 — Noise-Figure Measurement

      Noise-figure measurement quantifies how much a receiver block degrades SNR.

      Keysight identifies NF as a fundamental measurement for amplifiers, receivers, mixers and RF systems processing weak signals.

      This allows the engineering team to compare:

      • Designed NF

      vs

      Measured NF.

      Receiver Sensitivity Begins With Measured Noise Performance.

      107 — RF Power Measurement

      RF output power may be measured using:

      power meters

      spectrum-based measurements

      appropriate calibrated instruments

      For modulated signals, average, peak and envelope behavior may all matter depending on the waveform.

      108 — Two-Tone Testing

      Two-tone tests are frequently used to characterize amplifier intermodulation behavior.

      By injecting two nearby frequencies, engineers can observe:

      fundamentals

      third-order products

      compression behavior

      This directly tests the linearity assumptions behind the RF architecture.

      109 — Compression Testing

      Sweeping input power allows measurement of:

      • Gain vs Input Power

      and identification of:

      • P1dB

      or other compression behavior.

      Small-Signal Gain Is Not Large-Signal Gain.

      110 — RF Prototype Bring-Up

      Bring-up should be staged.

      A possible sequence:

      • Power

      • Reference Clock

      • PLL / LO

      • LNA / RX Path

      • Mixer

      • PA / TX Path

      • Filters

      • Full Signal Chain

      Do not debug the complete RF chain at once.

      Prove Each RF Block Before Proving the Radio.

      111 — RF Block Characterization

      Before system integration, measure individual blocks.

      For example:

      • LNA

      • GainS11 / S22NFlinearity

      • PLL

      • Frequencyphase noisespurslock behavior

      • PA

      • GainP1dBoutput powerefficiencyharmonics

      • Filter

      • Insertion lossreturn lossrejection

      Characterize the Building Blocks Before Blaming the Architecture.

      112 — Simulation-to-Measurement Correlation

      One of the strongest measures of RF engineering maturity is:

      • Simulate

      • Fabricate

      • Measure

      • Compare

      • Understand Difference

      • Update the Model

      • Improve the Design

      If measured center frequency is shifted, engineers should ask:

      Was Dk wrong?

      Was package parasitic missing?

      Was component Q different?

      Did PCB geometry vary?

      Every Difference Between Simulation and Measurement Contains Engineering Information.

      113 — RF PCB Measurement Coupons

      For demanding RF boards, dedicated coupons or test structures may help characterize:

      material

      transmission-line loss

      impedance

      process variation

      This can help correlate fabricated behavior with design assumptions.

      Measure the Manufacturing Platform — Not Only the Final Circuit.

      114 — RF Manufacturing Tolerance

      At higher frequency, PCB variation increasingly becomes RF variation.

      Important manufacturing variables include:

      • Trace Width

      • Copper Thickness

      • Dielectric Thickness

      • Dk

      • Registration

      • Via Geometry

      • Etch Behavior

      Therefore:

      RF DFM Is Electrical DFM.

      The question is not merely:

      Can we fabricate it?

      It is:

      Can we fabricate it repeatedly while preserving RF performance?

      115 — Component Placement Tolerance

      For lumped matching circuits at high frequencies, small changes in component location can change interconnect parasitics.

      Therefore assembly accuracy can influence final tuning.

      At Microwave Frequencies, Placement Geometry Can Become Part of the Matching Network.

      116 — RF Tuning

      Some RF products require tuning after prototype fabrication.

      Tuning may involve adjusting:

      capacitor values

      inductor values

      line lengths

      bias

      calibration constants

      However, the long-term production objective should be:

      Reduce Manual Tuning Through Better Modeling and Better Process Control.

      A design that requires a skilled RF engineer to manually tune every unit is difficult to scale.

      117 — Design for RF Production Test

      RF production testing should be considered before PCB layout.

      The product may require access for:

      conducted RF test

      calibration

      loopback

      power measurement

      frequency verification

      Possible test structures can include:

      • RF Connectors

      • Test Points

      • Couplers

      • Internal Loopbacks

      depending on product architecture.

      RF Testability Is Part of RF Design.

      118 — Conducted vs Radiated RF Testing

      Circuit-level validation is often conducted through an RF port.

      Complete wireless product performance may later require radiated / OTA testing.

      This distinction is important:

      Conducted RF Tests the Circuit.

      OTA Tests the RF System Including the Antenna and Product Mechanics.

      The second belongs primarily on the next page.

      119 — EVT RF Validation

      EVT should answer:

      Does the RF architecture fundamentally work?

      Possible measurements include:

      gain

      • NF

      matching

      output power

      harmonics

      • PLL spectrum

      mixer behavior

      filter response

      This is where architecture and matching problems should be exposed.

      120 — DVT RF Validation

      DVT asks:

      Does the Mature Product Maintain RF Performance Across Its Requirements?

      Testing may include:

      temperature

      supply variation

      channel/frequency range

      multiple units

      enclosure

      coexistence

      • EMC-related conditions

      121 — PVT RF Validation

      PVT moves toward repeatability.

      Focus may include:

      • RF calibration

      frequency-response distribution

      gain distribution

      production test

      assembly variation

      yield

      RF Performance Must Become a Manufacturing Distribution — Not One Perfect Prototype.

      122 — Statistical RF Production

      Once volume grows, manufacturing data can reveal:

      • Mean Gain

      • Gain Variation

      • Output Power Distribution

      • Frequency Shift

      • Calibration Distribution

      Outlier patterns may expose:

      material lots

      component lots

      assembly changes

      Production RF Data Can Become Process Intelligence.

      123 — RF Failure Analysis

      An RF failure may originate from:

      • RF IC

      • Matching

      • PCB

      • Connector

      • Filter

      • PLL

      • Power

      • Ground

      • Shielding

      • Firmware Configuration

      A systematic analysis should follow the complete chain.

      “Low RF Performance” Is a Symptom — Not a Root Cause.

      124 — RF Design for Long-Life Products

      Industrial and professional RF equipment may remain in production for many years.

      Therefore component selection should consider:

      lifecycle

      second source

      filter availability

      synthesizer roadmap

      connector lifecycle

      • PCB material availability

      Substitution may require RF revalidation.

      RF Parts Are Not Always Drop-In Replacements Even When the Pinout Matches.

      125 — RF Design Reviews

      A mature development program can include:

      • RF Architecture Review

      Is the frequency and gain architecture sound?

      • NF / Linearity Review

      Does the receiver budget close?

      • Synthesizer Review

      Does phase-noise and spur performance meet requirements?

      • Matching Review

      Are device impedances correctly understood?

      • PCB / EM Review

      Does the physical layout preserve the circuit?

      • Thermal Review

      Can PA and active devices maintain performance?

      • Measurement Review

      Can critical specifications actually be proven?

      • Production Review

      Can the result be manufactured without excessive tuning?

      RF Design Should Be Reviewed in Both Schematic Space and Physical Space.

      126 — World-Class RF Circuit Engineering

      At the highest level, RF engineering is not:

      • Choose RF IC

      • Copy Reference Design

      • Route 50Ω

      • Hope It Works

      It is:

      • Product Requirement

      • Frequency Architecture

      • Gain / NF / Linearity Budgets

      • Device Selection

      • PLL / LO Architecture

      • LNA / PA / Mixer

      • Filter

      • Matching

      • Stability

      • Bias

      • Transmission-Line Design

      • PCB Material & Stack-Up

      • Package / Via / Connector Models

      • Circuit Simulation

      • EM Simulation

      • Layout

      • Prototype

      • VNA / Spectrum / NF / Power Measurement

      • Simulation Correlation

      • Temperature / Variation

      • EVT

      • DVT

      • PVT

      • Repeatable RF Production

      That is the difference between:

      • Connecting RF Components

      and

      Engineering an RF Signal Chain.

      • Typical RF Circuit Design Deliverables

      Depending on project requirements, a 365PCB RF development program may include:

      • RF Requirements Analysis

      • RF Architecture

      • Frequency Plan

      • Gain Budget

      • Receiver Noise Budget

      • Linearity Budget

      • LNA Architecture

      • PA Architecture

      • Mixer Architecture

      • PLL / Synthesizer Architecture

      • VCO Selection

      • Phase-Noise Analysis

      • Spur Analysis

      • RF Filter Selection / Design

      • Matching Network Design

      • Smith Chart Analysis

      • Stability Analysis

      • S-Parameter Analysis

      • Balun Design

      • RF Switch Architecture

      • Duplexer / Diplexer Integration

      • Attenuator / VGA Architecture

      • Coupler / Detector Architecture

      • RF Bias Network

      • RF Power Architecture

      • Transmission-Line Design

      • Microstrip / Stripline / CPWG Design

      • RF PCB Material Recommendation

      • Stack-Up Requirements

      • RF Via Architecture

      • Ground-Via Fence Requirements

      • Connector Launch Design

      • Package-Parasitic Review

      • Circuit Simulation

      • EM Simulation

      • Circuit / EM Co-Simulation

      • Harmonic-Balance Analysis where appropriate

      • Load / Source-Pull Inputs where appropriate

      • Tolerance Analysis

      • Temperature Analysis

      • RF PCB Layout Constraints

      • RF Layout Review

      • Shielding Requirements

      • RF Isolation Review

      • VNA Test Plan

      • Spectrum Test Plan

      • Noise-Figure Test Plan

      • Phase-Noise Test Plan

      • RF Power / Compression Test Plan

      • Intermodulation Test Plan

      • Prototype Bring-Up Plan

      • Calibration Architecture

      • EVT RF Validation

      • DVT RF Validation

      • PVT Production Inputs

      • RF Production-Test Strategy

      • Simulation-to-Measurement Correlation

      • RF Component Lifecycle Review

      The exact engineering depth should match:

      Frequency + Bandwidth + Power + Dynamic Range + Linearity + Noise + Product Environment + Manufacturing Volume.

      RF capability is project-specific. Achievable frequency range, bandwidth, gain, noise figure, output power, linearity, phase noise and channel performance depend on the actual RF semiconductor, package, circuit architecture, PCB material, stack-up, transmission-line geometry, thermal environment and available verification method.

      We Don't Claim RF Performance Before We Understand the Signal Chain.

      Show Us the Frequency, Bandwidth, Power, Noise and Linearity Requirements.

      • Bring Us the RF Problem — Not Just the RF IC

      You can begin with:

      • Target Frequency

      • Bandwidth

      • RF IC / Transistor

      • Required Gain

      • Noise Figure Target

      • Output Power Target

      • Linearity Requirement

      • Phase-Noise Requirement

      • Existing Schematic

      • Existing PCB

      • S-Parameters

      • Measured RF Problem

      or simply:

      Tell Us Which RF Specification Is Running Out of Margin.

      365PCB can help connect:

      Don't Just Route 50 Ohms.

      Engineer the Impedance.

      Budget the Noise.

      Control the Gain.

      Protect the Linearity.

      Stabilize the Amplifier.

      Clean the LO.

      Contain the Fields.

      Model the PCB.

      Measure the Real Hardware.

      Correlate the Result.

      Make It Repeatable.

      365PCB RF Circuit Design connects:

      RF Devices + Analog + Microwave Engineering + PCB + EM Simulation + Measurement + Manufacturing

      into one coordinated engineering process.

      RF Design Is Not About Connecting RF Components.

      It Is About Controlling Energy, Noise, Impedance and Electromagnetic Fields.

      [Discuss Your RF Circuit Project]

      [Submit Your RF Schematic or PCB]

      [Request an RF Engineering Review]

      Dedicated Engineering & Support Team

      * Your Name
      * E-mail Address
      * Contact Phone
      * Company Name
      * Message Content
      We use cookies to offer you a better browsing experience, analyze site traffic and personalize content. Part of the tracking is necessary to ensure SEO effectiveness,
      By using this site, you agree to our use of cookies. Visit our cookie policy to learn more.
      Reject Accept